由买买提看人间百态

boards

本页内容为未名空间相应帖子的节选和存档,一周内的贴子最多显示50字,超过一周显示500字 访问原贴
EE版 - job opening - Wireless communication designer
相关主题
超弱问:我该学那种C?最后一次恳求工作推荐: EE--------Digital Logic Design/VLSI/
南加招聘FPGA/ASIC Design Engineer,站内信箱联系job opening - Verification Engineer
digital设计里面是怎么把verilog design转换成chip layout的?Verilog vs VHDL
有找工作的吗--半导体公司 招人啦-update 11/7请问问版上的前辈们这两个career path哪个更好一些
请教几个VLSI的就业方向虚心请教:搞实时+嵌入系统怎么职业规化呢?
恳求工作内推: Electrical and Computer Engineering方向DSP is sh*ty now
恳求工作内推: Electrical and Computer Engineering方向为什么学硬件这么难找工作呢!!
恳求工作内推: Electrical and Computer Engineering方向做一个无线网芯片的完整研发过程是怎样的
相关话题的讨论汇总
话题: job话题: verilog话题: design话题: wireless
进入EE版参与讨论
1 (共1页)
h*******y
发帖数: 896
1
If your background matches this position, please send me your resume
(email needed).
========================
Job Posting: Feb 1, 2011
Primary Location: US-TX-Austin-Oak Hill (TX30)
Job: IC Design
Education Level: Master's Degree
Job Type: Experienced
Responsibilities/Expectations:
- Engineer responsible for the definition, design, implementation and
verification/validation of digital signal processing algorithms for
advanced wireless communication systems targeting FPGA's and ASIC's.
Knowledge Skills:
- Advanced knowledge of digital logic design and verification using
Verilog and System Verilog/C
- This position will require the individual to develop a detailed
understanding of communication standards such as WCDMA and LTE.
- Must possess excellent organizational, interpersonal, and
communication skills.
Qualifications:
- BS or MS in Electrical or Computer Engineering
Experience in digital RTL design and doing verification using Verilog and
System Verilog/C. High performance designs, BIST, scan, debug, etc. very
useful. Solid knowledge of UNIX scripting, C++/PERL, synthesis, timing,
place and route, and FPGA development tools is desirable.
1 (共1页)
进入EE版参与讨论
相关主题
做一个无线网芯片的完整研发过程是怎样的请教几个VLSI的就业方向
FPGA很神奇啊恳求工作内推: Electrical and Computer Engineering方向
求offer 選擇意見恳求工作内推: Electrical and Computer Engineering方向
RTL Design for ASIC (会tape-out的) vs RTL Design for FPGA, 有什么不同吗?恳求工作内推: Electrical and Computer Engineering方向
超弱问:我该学那种C?最后一次恳求工作推荐: EE--------Digital Logic Design/VLSI/
南加招聘FPGA/ASIC Design Engineer,站内信箱联系job opening - Verification Engineer
digital设计里面是怎么把verilog design转换成chip layout的?Verilog vs VHDL
有找工作的吗--半导体公司 招人啦-update 11/7请问问版上的前辈们这两个career path哪个更好一些
相关话题的讨论汇总
话题: job话题: verilog话题: design话题: wireless